Pulse Regulation Control Technique for BIFRED Converter by Ferdowsi, Mehdi et al.
Missouri University of Science and Technology 
Scholars' Mine 
Electrical and Computer Engineering Faculty 
Research & Creative Works Electrical and Computer Engineering 
01 Jun 2004 
Pulse Regulation Control Technique for BIFRED Converter 
Mehdi Ferdowsi 




Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork 
 Part of the Electrical and Computer Engineering Commons 
Recommended Citation 
M. Ferdowsi et al., "Pulse Regulation Control Technique for BIFRED Converter," Proceedings of the 35th 
IEEE Annual Power Electronics Specialists Conference (2004, Aachen, Germany), vol. 2, pp. 1545-1550, 
Institute of Electrical and Electronics Engineers (IEEE), Jun 2004. 
The definitive version is available at https://doi.org/10.1109/PESC.2004.1355655 
This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been 
accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized 
administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including 
reproduction for redistribution requires the permission of the copyright holder. For more information, please 
contact scholarsmine@mst.edu. 
2004 3 3 h  Annual IEEE Power Elecrronics Specialists Conference Aachm, Germany. 2W4 
Pulse Regulation Control Technique for BIFRED Converter 
Mehdi Ferdowsi, Ali Emadi 
Grainger Power Electronics and Motor Drives Laboratory 
Electric Power and Power Electronics Center 
Illinois Institute of Technology 
Chicago, IL 60616-3793, USA 
Phone: +1/(3 12)567-8940; Fax: +1/(3 12)567-8976 
E-mail: ferdmeh@,iit.edu; emadi@iil.edu 
Abstract-Pulse Regulation control scheme is presented and 
applied to BIFRED converter operating in discontinuous 
conduction mode (DCM). In contrast to the conventional 
control techniques, the principal idea of Pulse Regulation is to 
regulate the output voltage using a series of high and low 
power pulses generated by the current of the input inductor. In  
this paper, analysis of BIFRED converter operating in DCM is 
presented. The basic idea o f  Pulse Regulation as well as the 
estimation of the output voltage ripple is introduced. 
Experimental results on a prototype converter are also 
demonstrated. 
1. INTRODUCTION 
It is desirable to have switching power converters, which 
enjoy profitable features such as wide range of output 
voltage regulation, small size, low implementation cost, and 
simple control scheme. It is well proved that it is not simple 
to achieve these features all at the same time. Boost 
Integrated Flyback RectifierIEnergy storage DC-DC 
(BIFRED) converter appears to enjoy most of the desired 
features at a good extent. It achieves high level of 
performance by forcing each energy storage element to 
change its state as independent as possible from the other 
elements [I]. 
As its name suggests, BIFRED converter is an integration 
of boost and flyback converters. Due to its topological 
complications, achieving line and load regulation in 
BIFRED converter is not an easy task as in classical 
topologies such as buck, boost, and flyback converter. 
Excessive voltage across the energy storage capacitor under 
variable load condition appears to be the major disadvantage 
of this topology. To alleviate this problem, different 
solutions have been suggested in the literature. Authors of 
[2] represent a variable-frequency control that reduces the 
voltage stress. Article [3] presents simultaneous phase shift 
control and duty ratio control to make the output voltage 
and the voltage across the energy storage capacitor he 
independently controllable. Authors of [4] and [5] suggest a 
design in which the flyback part of BIFRED operates in 
DCM as well as the boost part. In this solution, due lo the 
operation of both stages of BIFRED in DCM, the circuit 
characteristics, such as voltage transfer ratio, highly become 
load dependent, therefore it is extremely difficult to provide 
a wide output voltage regulation range or a fast dynamic 
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response using classical control methods such as pulse 
width modulation (PWM). 
In this paper, Pulse Regulation control technique is 
proposed to control the output voltage of BIFRED 
converter. Pulse Regulation is simple and enjoys fast 
dynamic response [6]. This control scheme regulates the 
output voltage based on the presence and absence of high- 
power and low-power pulses. Pulse Regulation is cost 
effective and robust against the variations of the parameters 
of the converter. 
11. BIFRED CONVERTER 
BIFRED converter was initially resulted Gom integration 
of a Boost converter, operating in DCM, with a flyback 
converter, operating in continuous conduction mode (CCM) 
[l]. Fig. 1 shows the circuit diagram of BIFRED topology. 
Inserting a diode in front of an isolated SEPIC (Single- 
Ended P r i m q  Inductance Converter) would result in the 
same topology [5], [7]. In this converter the input inductor 
operates independently in the DCM and the energy storage 
capacitor is in the series path of the energy flow. However, 
the voltage across the energy storage capacitor has a strong 
dependency on the output load and it suffers high voltage 
stress at light loads. Article [SI introduces a new operational 
mode for this converter, where both the boost and flyback 
converters operate in DCM. With this new mode of 
operation, large and load dependent voltage variations of the 
energy storage capacitor will no longer exits. 
Fig. 2 depicts four different operating modes of BIFRED 
converter operating in DCM-DCM. These operating modes 
can briefly be described as following: 
Fig. 1. Circuit diagram of BlFRED convcncr 
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Fig. 2. Four different operational modes of BIFRED convmcr opcrating in DCM-DCM: (a) modc I (S: on, D,: on. 0,: OK), (b) modc II (S: off, D,: 
on, 0,: on), (c) modc 111 (S: off, D,: off, 0,: on). and (d) mode IV (S: off, D,: off, Di: OK) 
Mode I: At the beginning of this mode, switch S is turned 
on, therefore both switch S and diode D, conduct. Input 
voltage source energizes the input inductor LI.  At the same 
time, magnetizing inductance of the transformer L2 receives 
the energy stored in energy storage capacitor C, through 
switch S. On the secondary side of the transformer, due to 
the negative voltage appearance across diode D2, it gets 
reverse biased and output capacitor Cz transfers some of its 
energy to load R. 
Mode IL This mode initiates when switch S is turned off. 
Therefore, the current of the input inductor L I  flows through 
the energy storage capacitor C, and the primary side of the 
transformer, delivering its energy to capacitor C,. Inductor 
L,  is completely de-energized at the end of'this interval. 
Secondary diode D2 is forward biased, which allows the 
output capacitor lo be charged through secondary winding 
of the transformer. 
Mode Ill: This mode starts when the input current reaches 
zero. Switch Sand diode DI do not conduct while secondary 
diode D2 conducts. Therefore, output capacitor C2 receives 
all of the energy of the magnetizing inductance of the 
transformer Lt. Throughout this whole interval, the energy 
state of the input inductor L I  remains at zero while the 
energy state of the energy storage capacitor C, stays at a 
constant positive level. This mode ends when the 
magnetizing inductor L2 is completely de-energized. 
Mode IV: In this mode, switch S and diodes DI and Dl do 
not conduct while the output capacitor delivers energy to the 
load. During this interval, the energy state of inductors Lt 
and LZ stay at zero while the energy slate of the energy 
storage capacitor CI remains at a constant positive level. 
This mode finishes when the switch is turned on again. 
-+ ++- 
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Fig. 3. 
BIFRED converter opcrating in DCM-DCM 
Typical wavcfarms of the voltagc and current signals of 
Fig. 3 depicts the typical waveforms of the voltage and 
current signals of BIFRED converter operating in DCM- 
DCM, where the current of inductors L ,  and L2 starts from 
zero, reaches the maximum level and finally gets back to 
zero and stays at zero before the switching period ends. As 
Fig. 3 depicts, the voltage across capacitor CI is fairly 
constant. This voltage will be assumed to he constant in 
formulation derivation of BIFRED converter in the next 
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section. Diode D2 only conducts during modes I1 and Ill, 
hence the current being delivered to capacitor C, is 
discontinuous. The average value of this current will be 
delivered to the load resistance. As this figure suggests, a, is 
the duty ratio of the conduction period of switch S in mode 
I, d2 is the duty ratio of the de-energizing period of input 
inductor L ,  in mode 11, and d3 is the duty ratio of the 
conduction period of secondary diode D2 in modes I1 and 
111. 
111. FORMULATION DERIVATION OF BIFRED 
CONVERTER 
Current of the input inductor ILI begins the switching 
period at zero, and increase during the first subinterval with 
a constant slope, given by the applied input voltage divided 
by the inductance. The peak inductor current I,,, is equal 
to the constant slope, multiplied by the length of the first 
subinterval: 
Likewise, for the descending current of the input inductor in 
the second subinterval, by considering the reflected output 
voltage to the primary side of the transformer and the 
voltage across the energy storage capacitor C, one obtains: 
Writing the same equation for inductor L2, in the first 
subinterval, yields: 
(3) 
Furthermore, in the second and third subintervals, based on 
the descending slope of the magnetizing inductor of the 
transformer L2, we can write: 
(4) 
Due to the capacitor charge balance in the equilibrium 
mode, including the first and the second subintervals, in 
which the energy storage capacitor conducts, one obtains: 
Likewise for capacitor C2, based on the average value of the 
current passing through diode D2, we obtain: 
Substitution of equations (I), (2), and (3) in (5) to 
eliminates Vc, and d2 yields: 
Substitution of equations (I), (4), and (5) in (6) to 
eliminates d2 and d3 yields: 
fi21;2,mdi +Rd,TVC2I,,,, = 2 T C , .  (8) 
Solution of (7) and (8) for Vc, leads to the quadratic 
equation of: 
AV,: - BVc, - C = 0 (9) 
'I 
Based on the solution of equation (9), we can 
approximate the input to output voltage transfer ratio of 
BIFRED converter (M=Vo/Vin) as: 
The precise value of the voltage transfer ratio (solid line) 
and its approximation based on equation (IO) (dashed line) 
are sketched in Fig. 4 for different values of the load 
resistance. 
Duty ratios d, and dJ, as well as d,+d, as a function of d, 
are depicted in Fig. 5. At the point where d,+d2 reaches one, 
the input inductor will no longer operate in DCM. 
Furthermore at the point where dz and dJ cross each other, 
magnetizing inductance of the transformer will no longer 
operate in DCM. These two points are desired to happen for 
the same value of d,. This can be done by choosing the right 
values for input inductor L,  and magnetizing inductance L2. 
As can be observed from Fig. 5, the converter needs to 
operate for the duty ratios of d, less than the above- 
mentioned cross points. 
We need to note that our calculations in section III are 
valid if and only if d3>d2. Therefore, the best design criteria 
is to designate the values of L,  and L2 in a way to make sure 
that continuous conduction mode of L ,  and L2 starts at the 
same point where d2=dJ. In this way, choosing smaller 
values for d l  guarantees that both of the inductors operate 
in DCM as well as dpd,. Furthermore, magnetizing 
inductance L2 nearly operates in critical conduction mode. 
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Fig. 4. Prccise (solid linc) and approxirnatcd (dotted line) 
valucs of  the voltagc transfcr ratio as a function of d,; (a) 
R=2O n. and (b) R=IO n 
IV. PULSE REGULATION CONTROL SCHEME 
Pulse Regulation control algorithm achieves output 
voltage regulation based on generating high and low power 
pulses, rather than employing PWM control technique. If 
the output voltage is lower than the desired level, the 
controller chooses D, to be the duty ratio and, therefore, 
high-power pulses are generated sequentially until the 
desired voltage level is reached. On the other hand, if the 
output voltage is higher than the desired level, instead of 
generating high-power pulses, the controller chooses DL 
(DL<DH) to be the duty ratio and hence, low-power pulses 
are generated to descend the level of the output voltage. Fig. 
6 depicts the block diagram of Pulse Regulation control 
technique. Due to the longer on time of the switch during a 
high-power pulse, compared to a low-power pulse, more 
power will be delivered to the load. The switching 
frequency is constant and DH is chosen in a way that the 
converter operates in DCM but as close as possible to the 
critical conduction mode. Critical conduction mode occurs 
when the input voltage is at its maximum level. k = DH /DL, 
the ratio between duty cycle of the switch in a high-power 
cycle DH and duty cycle of the switch in a low-power cycle 
DL, is chosen by making a compromise between the output 
voltage ripple and the power regulation range from full load 
to low load. 
Fig. 7 depicts the current waveform of the input 
inductance of BIFRED converter after Pulse Regulation is 
applied. At the beginning of each switching cycle, based on 
the difference of the output voltage with the desired voltage 
level, it will be determined whether a high-power or a low- 
power cycle needs to be generated. Since the input current 
ramps linearly with the switch on time, a low-power pulse 
transfers only I& time as much energy as a high-power 
pulse. 
0 n. I 0.2 0.3 0.4 0.5 
di 
Fig. 5. (a) d,, (b) d,, and (c)  d,+d, as a function a f d l  
-1 
Fig. 6.  Block diagram of Pulsc Rcgulation ~ontrol schcmc 
Fig. 7 High and low-powcr pulsc cycles 
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Fig. 8. Simulation results of thc Pulse Rcgulation control of 
BIFRED convcrtcr 
Fig. 9. (a) and (b) as functions of load 
resistance 
Fig. 8 shows the simulation results of applying Pulse 
Regulation control method on the input inductor of BIFRED 
converter with D H = 0 . 3 ,  k =  3, and V,,= 15. For this 
specific value of the output power demand, the control 
scheme generates three high-power pulses and one low- 
power pulse in each regulation cycle. As Fig. 8 depicts, both 
inductors are operating in DCM, yet very close to the 
critical conduction mode. 
We already discussed that the current of the magnetizing 
inductance needs to reach zero later than the current of the 
input inductor (dp-d,). Because of this fact, employment of 
Pulse Regulation technique might cause the magnetizing 
inductor current to be slightly continuous (Fig. 8). The 
circuit parameters can be designed in a way that d3 is 
slightly greater than d2 over a wide load variations. 
Therefore, the operation of the magnetizing inductance will 
be very close to the critical conduction mode. 
V. OUTPUT VOLTAGE RIPPLE 
Assuming that the output voltage is at its desired level 
( Vcz=Vreh, we can rewrite equation (7) like: 
where A = nL, , B = d,T(nV,@/ - y,), and 
C = -nd:T'K:/L, . 
Solution of equation (1 I )  for IL2.marr having d,=DH, and 
using equations (I), (3) and ( 5 )  to find lLl,mx, V,, and dz 
respectively, we can calculate the average value of the 
current passing through diode D,: 
'Dm = 0'5d3'L2,mx + 0'5nd21L, ,max . (12) 
TABLE I 
HIGH AND LOW-POWER PULSE PATTERN PREDICTION IN ONE REGULATION 
CYCLE 
A V , ,  - L I V , , ~  Predicted Paltern 
0.274 I'HP- I'LP 
10 0.137 0.408 3'HP-I'LP 
The total changes of the output voltage afler applying a 
high-power pulse can be estimated as: 
(13 )  
Likewise, solution of equation (1 1) for a low-power cycle 
(d,= DL =DHlk) leads us to the total changes of the output 
voltage after applying a low-power pulse (AV,,). AVoHp 
and -AVoLp as a function of load resistance R are sketched 
in Fig. 9. As we can observe, the control scheme tries to 
regulate the output voltage by generating the right number 
of high and low-power pulses in each regulation cycle. We 
can observe that as the output power increases, AVu,Hp 
decreases; hut increases. This fact implies that at a 
higher output power level, the control strategy prefers to 
have more high-power pulses rather than low-power pulses 
in each regulation cycle and vice versa in light loads. The 
value of the output load resistance at which the two graphs 
cross each other is the value of load, which requires one 
high-power pulse associated with one low-power pulse in 
each regulation cycle. Considering different values for the 
load resistance, different patterns of high and low-power 
cycles can be extracted using Fig. 9. Table I shows some 
examples of the pattern of high and low-power pulses. 
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Fig. IO. Measured (a) input current (0.6 Aidiv) and (b) output 
voltage ripple (0.1 V/div) for 60% of full load 
According to Table 1, for instance, when R=lO, we have 
dYo,.~p = I / ~ * - ~ Y O , ~ ~  which predicts for this value of load, 
in each regulation cycle, the converter generates one low- 
power pulse associated with each three high-power pulses. 
Therefore, first we calculate AVo,, and (equation 
(13)) associated with each value of R, then we find two 
integers as this equation holds. 
ff ‘AVO,, = P.-Avo,LP (14) 
where (I and Prepresent the number of high and low-power 
pulses in each regulation period. 
VI. EXPERIMENTAL RESULTS 
The experimental results of Pulse Regulation control 
method applied to BIFRED converter are shown in Figs. 10 
and 11. Fig. 10 depicts the input inductor current and the 
output voltage ripple for the value of load equal to 60% of 
the full load, whereas Fig. 11 shows the same waveforms 
for a 30% to 60% step load change. The vertical arrow 
marks the time instant at which the step change is applied. 
VII. CONCLUSIONS 
BIFRED converter operating in DCM-DCM has the 
advantage of low voltage level across the energy storage 
capacitor and, therefore, less voltage stress across the input 
diode and switch. This converter has found its way into 
many applications. To address the challenge of designing 
controllers for this type of converters, this paper has 
introduced Pulse Regulation control method. This control 
method has several advantages over the conventional 
techniques, such as robustness, accuracy, and fast transient 
response. Simulation as  well as experimental results 
completely match with the theoretical concept. 
Tlme:lO uddiv. 
Fig. I I .  Measured ($1 input currmt (0.6 Aldiv) and (b) output 
voltagc ripplc (0.1 V.’div) for a step load changc of 30% to 
60% of full load. 
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